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Abstract In this paper we present a dual-mode third-
order continuous time Σ∆ modulator that combines
noise-shaping and pulse-width-modulation (PWM). In
our 0.18 µm CMOS prototype chip the clock frequency
equals 1GHz, but the PWM carrier is only around 125
MHz. By adjusting the loop filter, the ADC bandwidth
can be set to 5 or 10 MHz. In the 5 MHz mode the peak
SNDR equals 64dB and the dynamic range 71dB. In the
10 MHz mode the peak SNDR equals 58dB and the DR
65dB. This performance is achieved at an attractively
low silicon area of 0.03mm2 and a power consumption
of 3.5 mW.
1 Introduction
Recently it has been demonstrated that combining time-
encoding techniques with Σ∆ modulation provides var-
ious interesting features to implement analog-to-digital
converters in today’s deep submicron technology [1–
7]. The main advantage compared to more traditional
continuous-time (CT) Sigma Delta (Σ∆) modulators [8],
is that the power hungry flash converter is avoided and
instead replaced by some explicit or implicit pulse width
modulation (PWM) mechanism. Additionally, the multi-
bit feedback DAC can be avoided and replaced by a
trivial single-bit DAC.
The basic idea is illustrated in Fig. 1 for the case of a
3-bit continuous-time modulator clocked at a frequency
fs1. According to the theory of [1], the corresponding
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Fig. 1 Illustration of the equivalence between a conventional
multi-bit CT Σ∆ modulator (top) and a PWM Σ∆ modula-
tor (bottom).
PWM Σ∆ modulator should have a carrier frequency
fc of fs1/2. Since 3-bit quantization corresponds to 8
PWM-levels, the clock frequency fs2 of the PWM Σ∆
modulator should be 8 times higher than the carrier
frequency fC and hence 4 times higher than the original
clock frequency [1].
In our circuit, the clock frequency is set to 1 GHz
and the carrier frequency is around 125 MHz. As such
our implemented modulator is approximately equiva-
lent to a 3-bit modulator sampled at 250 MHz. However
the circuit complexity and silicon area are greatly re-
duced. Compared to prior work [5], the presented circuit
has considerably higher performance due to the incor-
poration of several innovations. First, we used a third-
order loop filter instead of a second-order one. More-
over, the loop filter can be set in 2 modes (i.e. a 5 MHz
and a 10 MHz bandwidth mode). In addition to this, we
greatly improved the opamps by employing a feedfor-
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ward structure instead of a conventional Miller compen-
sated structure. In such an opamp the excess poles are
compensated by zeros and the resulting dominant pole
originates from the capacitive load at the output node.
In this way, no power hungry pole-splitting compensa-
tion is required. The rest of this paper is structured as
follows: Section 2 reviews delay-based self-oscillation,
Section 3 describes the system architecture. Circuit de-
tails, including the opamp design, are given in Section 4
and the experimental results are discussed in Section 5.
Finally, conclusions are presented in Section 6.
2 Delay-based self-oscillating PWM Σ∆
modulator
++
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Fig. 2 (a) and (b) Conventional pulse width modulator and
(c) its linearized low-frequency model.
Fig. 2(a) shows the conventional basic pulse width
modulator, which can be used as the PWM quantizer
in the structure of Fig. 1. Here an external triangular
carrier c(t) is combined with a comparator. This struc-
ture is known to provide a perfectly linear PWM. If the
carrier waveform is not triangular (but e.g. sinusoidal),
then this structure still performs pulse width modula-
tion, but now the modulation becomes somewhat non-
linear. Obviously this structure is equivalent with the
structure of Fig. 2(b), where the sum of the input signal
Vin and the carrier are applied to the comparator. It is
well known that when considering only low-frequency
signal components, this system can be modeled by the
linearized equivalent system shown in Fig. 2(c) [9].
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Fig. 3 Basic structure of a delay-based self-oscillating PWM.
Fig. 3 shows the basic structure of a delay-based
self-oscillating Σ∆ modulator. It consists of a feedback
loop with a continuous time loop filter, a comparator
with a zero-order-hold 1-bit feedback DAC and a well-
controlled digital delay consisting of d clock cycles in
the loop. The loop filter consists of at least one inte-
grator, and hence its DC gain can be assumed to be
infinity.
The idea of this structure is to let the system itself
generate the carrier c(t) for the PWM. In this way, the
input of the comparator will automatically consist of a
contribution from the carrier and from the input signal
Vin. To understand the basic mechanism, let us first
assume that the input signal Vin is zero. In this case,
we want that the output of the loop consists of a stable
and well-controlled self-oscillation. In [1], it was shown
that a stable self-oscillation will occur at the frequency
fc where the phase shift of the overall loop gain equals
180◦. Obviously part of this phase shift will occur in
the loop filter while the rest of the phase shift occurs
due to the delay in the loop. A particularly simple case
occurs when the loop filter is a single integrator, which
always contributes a 90◦ phase shift. In this case, the
self-oscillation occurs at the frequency fc where the loop
delay gives rise to the remaining 90◦ phase shift, which
leads to:
fc =
fs
4(d+ 1
2
)
(1)
This equation uses the factor (d + 1
2
) and not just d
because the zero-order-hold DAC-pulse also gives half a
clock cycle delay, which was neglected in other work [1].
When the input signal Vin is non-zero, the self-oscil-
lation will remain and will be superimposed on signal
components that are related to the input signal. This
is shown in Fig. 3 where the input of the compara-
tor consists of a low-frequency component (the term
C) related to the input signal and a relatively high-
frequency component related to the self-oscillation (the
term A sin(ωct)). This self-oscillation component serves
as the carrier for the pulse width modulation in our
system.
The pulse width modulated comparator output sig-
nal p(t) is then sampled at a very high clock frequency
fs (1GHz in our case). It is important to realize that
the pulse width modulation itself does not introduce
quantization noise. The quantization noise originates
from the sampling. Due to the sampling the associated
waveform can only change at a clock edge and hence
the exact transition time stamp is quantized. Fig. 4 il-
lustrates how this mechanism introduces a quantization
noise componentQ. As is common, we approximate this
noise by white noise and its variance can be shown to
equal [5]:
σ2Q = 4
1
12
2fc
fs
=
2
3
fc
fs
(2)
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Fig. 4 Sampling induced quantization in a PWM.
Combining this, leads to the linearized system diagram
of Fig. 5, which can readily be analyzed.
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Fig. 5 Linearized delay-based self-oscillating PWM.
3 System design
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Fig. 6 Block diagram of the self-oscillating Σ∆ modulator.
For our third-order circuit we worked with a 1GHz
clock frequency, which is the maximum we could reli-
ably achieve in the used technology (0.18 µm CMOS).
Fig. 6 shows the block diagram of our circuit. Two
feedback loops can be distinguished. The inner loop is
of first order and is designed to dominate at high fre-
quency. For this purpose the coefficient c3 is set higher
than the coefficients c1 and c2. The purpose of this in-
ner loop is to accurately set the self-oscillation. For this
purpose 1 explicit clock cycle delay is added. Accord-
ing to Eq. (1) this leads to a self-oscillation at fs/6.
But due to some additional gate delay and some addi-
tional phase shift (contributed by the outer loop) the
actual self-oscillation occurs at fs/8 = 125MHz. The
outer loop consists of a third-order loop filter which
dominates at lower frequencies (i.e. in the signal band).
There is also a local feedback coefficient g for optimized
noise shaping. This local feedback coefficient can be set
to 2 values corresponding to a 5 MHz and a 10 MHz
bandwidth respectively. The outer loop does not need
delay, but here we have introduced half a clock cycle de-
lay as well, to relax the settling of the comparator. Also,
a uniform 4-tap finite-impulse-response (FIR) DAC is
included here.
This filter serves two purposes. First it reduces the
jitter sensitivity. Additionally, it reduces the magnitude
of the signal that has to be processed by the first inte-
grator in the loop. Finally, a feed-in path from the input
is also present to reduce the output swing of the second
integrator. With this topology the signal magnitude to
be processed by the first two integrators is minimized.
The resulting system parameters are shown in table 1.
Table 1 Self-oscillating Σ∆ modulator system parameters
Parameter value
c1 2pi 25MHz
c2 2pi 15MHz
c3 2pi 45MHz
g 1
6
or 1
24
fs 1GHz
fb 10MHz or 5MHz
4 Circuit design
The designed circuit is an RC-active implementation of
the system of Fig. 6. The top-level schematic is shown in
Fig. 7. The programmable local feedback (correspond-
ing to the g-coefficient in Fig. 6) is implemented with a
programmable resistor RFB. The other main building
blocks are the switched resistor FIRDAC (detailed in
the figure), the flipflops in the FIRDAC and the opamp.
The flipflops are custom designed to obtain controlled
and matched rise and fall times.
The integrators are formed with active-RC voltage
feedback opamps. These opamps should have both a
high DC gain and a large output swing, which cannot
easily be achieved with a single-stage topology. This
way, we used a 2-stage opamp. However to obtain a
power efficient design, we avoided power hungry com-
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Fig. 7 Top-level schematic of the RC-active implementation of the proposed modulator.
pensation techniques such as Miller compensation. In-
stead we used a feedforward compensated opamp [10].
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Fig. 8 High-level view of a two-stage operational amplifier
with a compensating feedforward stage.
A signal flow diagram of the opamp is shown in
Fig. 8. It consists of 3 stages that each have a single
pole. Stage 1 and stage 2 are cascaded and sized to
dominate at low frequencies. In addition to this, a feed-
forward stage is added that is sized to dominate at high
frequency. The resulting opamp has a DC gain of the
order of ADC1ADC2 and a unity gain frequency (UGF)
of about 1
2piτ3
.
This is further clarified in Fig. 9 which shows the
Bode plot of the overall opamp’s transfer function to-
gether with its two components. It is clear that the
opamp behavior above the corner frequency fc =
1
2piτc
is of 1st order. Here we have:
τc ≈
τ1τ2
τ3
(3)
To obtain sufficient phase margin, it is needed that fC
is well below the opamp’s unity gain frequency.
2nd-order path
Fig. 9 Magnitude Bode plot of the feedforward opamp’s
transfer function.
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Fig. 10 Circuit implementation of the integrator opamp.
Figure 10 shows the circuit implementation of the
opamp. It consists of two input differential pairs and
one additional cascaded stage. By inspection of the cir-
cuit it is clear that, the circuit’s dynamical behavior
can be described by the diagram of Fig. 8, and that:
τ1 =
Cint
gm1
, τ2 =
CL
gm5
, τ3 =
CL
gm7
, (4)
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where Cint corresponds to the total capacitance at the
internal nodes (drains of M1 and M2) and CL to the
load capacitance. To obtain sufficient phase margin we
set the corner frequency fc to one third of the unity gain
frequency. To achieve this we had to set τ1 to a suffi-
ciently large value. This cannot be achieved by simply
setting gm1 to a small value, because the magnitude of
gm1 has a lower limit, to avoid that the noise contribu-
tion of transistorsM1 andM2 becomes to large. There-
fore an explicit compensation capacitor CC is added to
the internal node, to set τ1 to the desired (relatively
large) value. It is clear that the opamp has no para-
sitic high frequency poles, which greatly enhances the
power efficiency. Note that this compensation strategy
has the side-effect that the closed-loop transfer func-
tion will have a doublet at fc. This is undesirable in
switched capacitor applications because it gives rise to
a slow settling component in the step response [10].
However this is not an important issue in a continuous-
time sigma delta modulator. The resulting opamp has
a DC gain of 42 dB, a phase margin of 78°, and a unity
gain frequency of 1.4 GHz.
M
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M
2+
CMref
V-
V+
Vout
Fig. 11 Common-mode feedback circuit for the integrator
opamp.
The opamp also has 2 independent common-mode
feedback control loops to set the common mode level
at the internal and output nodes. Each common-mode
feedback circuit consists of a simple differential pair
loaded with diode-connected PMOS transistors, which
drive the nodes CMFB1 and CMFB2, respectively (see
Fig. 11). A voltage divider is used to sense the common
mode voltage. This is implemented as a parallel com-
bination of a resistor and a capacitor. The resistor is
sized quite large, not to affect the stage’s gain.
5 Experimental results
Fig. 12 shows a micro photograph as well as the floor
plan details of the prototype circuit fabricated in a
single-poly, six-metal 0.18µm digital CMOS process.
The circuit fits in a rectangle of less than 0.03mm2.
This includes all the analog circuits, the clock drivers,
and a 4-bit shift register. This shift register is used to
bring out the single-bit 1GHz data stream off-chip as
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Fig. 12 Micro photograph (left) and floorplan details (right)
of the 0.18µm CMOS prototype.
4 parallel bits at 250 MHz. There is some layout over-
head, since a set of roughly rectangular blocks of un-
equal sized are merged to form a larger block, which
inevitably results in some empty area. In our prototype
this empty area is partially filled with power supply
decoupling capacitance. From the floor plan it is clear
that the comparator as well as the FIRDAC take only a
minor fraction of the silicon area. This compares favor-
ably to very recently published multi-bit continuous-
time Σ∆ modulators [11,12] where the combination of
the multi-bit DAC and multi-bit quantizer takes about
half the silicon area.
The total power consumption (excluding the LVDS
buffers) is only 3.5mW from a 1.8V supply voltage for
fs equal to 1GHz. About 3mW of this is consumed
in the pure analog blocks (opamp + bias) while about
0.5mW goes to the digital blocks (FIRDAC flipflops,
clock and switch drivers and output shift register). The
power consumption of the comparator is negligible (about
50µW).
Measured output spectra for -2 dBfs input signals
are shown in fig. 13. A full scale input corresponds to
a sine wave with an amplitude of 1.8V (i.e. the supply
voltages are used as reference voltages in the DAC). A
signal frequency of 1MHz is chosen, such that the 5th
harmonic still falls in the signal band in the 5 MHz
mode. The top plot corresponds to the 10 MHz mode,
while the bottom plot corresponds to the 5 MHz mode.
The extended noise shaping for the 10 MHz mode can
clearly be observed. Also the peaking of the spectrum
at the PWM-carrier frequency (around 125 MHz) is
clearly visible.
The distortion is dominated by the 5th harmonic
in both cases. In the 10MHz mode the SNDR equals
58dB and the SNR equals 61dB. In the 5 MHz mode
the SNDR equals 64dB and the SNR 69dB. Similar per-
formance was maintained for varying input frequencies
(as long as the 5th harmonic still falls in the passband).
Full transistor level SPICE simulations for the cir-
cumstances of Fig. 13, predicted a lower distortion for
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Fig. 13 Measured output spectrum for a 1MHz, -2 dBfs in-
put signal for the case of (a) 10 MHz bandwidth and (b)
5 MHz bandwidth.
our circuit: i.e. a THD of 84dB in 5MHz mode and
72 dB in 10MHz mode. The difference between the mea-
sured and simulated distortion is not yet fully under-
stood.
The same measurements were repeated for vary-
ing input amplitudes and the corresponding SNR and
SNDR plots are shown in fig. 14. From the plots the
peak SNR, SNDR and dynamic range (DR) can be ob-
tained for both modes. These values are summarized in
table 2. For the 10MHz mode about 11-bit performance
is obtained and for the 5MHz mode about 12-bit per-
formance. To quickly assess the merit of an ADC design
Walden’s Figure of Merit (FOM = P
2fb2B
) is frequently
used [13]. This FOM turns out to be identical for both
modes. It should be noted that the interpretation of
this FOM is not obvious, since it can be shown that
this FOM favors low resolution designs [14]. Therefore,
this number is only added for illustrative purposes.
Evaluating the linearity of an oversampling converter
with single sine wave testing is typically somewhat op-
timistic. This is due to the fact that the linearity tends
to decrease with increasing signal frequency. But if an
oversampling converter is tested with a high-frequency
input signal, the harmonics fall out of the signal band
and are not taken into account. To avoid this problem
the high-frequency linearity can be assessed with a 2-
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Fig. 14 SNR and SNDR vs. input amplitude measured with
a 1 MHz input signal (a) for the 10MHz mode and (b) for
the 5MHz mode.
Table 2 Prototype performance summary
Technology 0.18µm CMOS
Clock frequency 1GHz
Bandwidth 5MHz or 10MHz
Power consumption 3.5mW
Dynamic range (DR) 71 dB in 5MHz; 65 dB in 10MHz
Peak SNR 70 dB in 5MHz; 61 dB in 10MHz
Peak SNDR 64 dB in 5MHz; 58 dB in 10MHz
FOM (from DR) 124 fJ per conversion step
FOM (from SNDR) 278 fJ per conversion step
Converter Area 0.03 mm2
tone experiment, where both tones have a frequency
close to the passband edge. This way, the intermodu-
lation products are also near the passband edge and
form an indication of the high-frequency nonlinearity.
The result of such measurements is shown in Fig. 15.
It is clear that the linearity performance is adequately
preserved.
An additional strong feature of the presented archi-
tecture is that the limit cycle is derived from the dig-
ital delay in the loop and hence scales well with the
clock frequency. As a result the performance is pre-
served over a large clock frequency range. This is il-
lustrated in Fig. 16, where the peak SNDR is plotted
vs. the clock frequency. The plot clearly illustrates the
robustness of the proposed scheme. Note that no inte-
grator time constant tuning or trimming was used. It is
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Fig. 16 Measured peak SNDR vs. the sampling clock fre-
quency.
clear that the measured robustness of this pulse width
modulation scheme is very good especially compared to
comparable conventional continuous-time sigma delta
modulators where the time constants must be tuned
with an accuracy of the order of a few percents relative
to the clock frequency [15].
For low clock frequencies, the performance goes down
because the limit cycle comes too close to the signal
band and because of overloading problems in the opamps.
For high frequencies the performance drops due to set-
tling issues in the opamps and the flipflops of the FIR-
DAC.
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Fig. 17 Area vs. peak SNDR comparison scatter plot based
on Murmann’s ISSCC and VLSI-symposium data-set [16].
The area of our circuit is compared to other pub-
lished ADC’s from Murmann’s data-set [16] in Fig. 17,
which shows a scatter plot of the area vs. the peak
SNDR. In the comparison only designs with a band-
width above 1 MHz are taken into account. Also [5] is
added to the plot. From the plot, it is clear that our
circuit is one of the best designs in terms of silicon area
efficiency. It turns out that there is only 1 design [17]
that has a slightly better area efficiency than our work.
This design [17] is also based on a novel time-encoding
technique (different than our work). However, unlike
our design, it achieves its linearity only after digital
calibration (not included in the silicon area), while our
circuit achieves its linearity ‘as is’. Moreover [17] is fab-
ricated in 65nm technology (3 technology nodes ahead
of our circuit) and hence has a significant technology
scaling advantage over our circuit.
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Fig. 18 Measured peak SNDR vs. jitter effective value for
a jitter bandwidth of approximately 50 MHz. Also the the-
oretically calculated value for the case of jitter with a white
spectrum (eq. (8) of [5]) is shown.
To test the jitter sensitivity, we modulated our pulse
generator (Agilent 81134A) through its delay control
input with an external noise source. In our measure-
ment setup the bandwidth of the noise is approximately
50 MHz. Then we varied the jitter rms value and deter-
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mined the corresponding peak SNDR. The correspond-
ing measurement result is shown in Fig. 18. It is clear
that the performance is maintained up to more than 30
ps-rms jitter. In addition we calculated the theoretical
peak SNDR for the case of white jitter eq. (8) of [5]
(also shown on the plot). It is clear that the (theoret-
ical) case of white jitter corresponds to a considerably
worse situation than the band limited jitter that we
have in our measurement setup. Still, even in this case
we expect that our circuits can function properly with
up to 10 ps-rms of jitter.
6 Conclusion
A dual-mode third-order self-oscillating Σ∆ modulator
fabricated in a 0.18µm CMOS process was presented.
The modulator achieves a dynamic range (DR) of 71 dB
and 65 dB for a signal bandwidth of 5MHz and 10MHz
respectively. This corresponds to 12-bit resolution for
the 5MHz mode and 11-bit for the 10MHz mode. The
power consumption of the modulator is 3.5mW. More-
over this performance is maintained over a wide clock
frequency range. The main advantage of this circuit is
its simplicity, which translates to a silicon area of only
0.03mm2 (excluding decimation filter). This is among
the smallest reported until today.
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